palo/valentina
1
0
Fork 0
mirror of https://gitlab.com/smart-pattern/valentina.git synced 2024-09-29 03:41:33 +02:00
Code Issues Projects Releases Wiki Activity

Port changes from mainstream.

Browse source
This commit is contained in:
Roman Telezhynskyi 2022-08-13 19:27:47 +03:00
parent 46b2814981
commit 5b9c1b1d55
2 changed files with 7 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
src/libs/vdxf/libdxfrw/libdxfrw.cpp
View file

@ -2494,7 +2494,6 @@ bool dxfRW::processViewport() {
if (!vp.parseCode(code, reader)) { if (!vp.parseCode(code, reader)) {
return setError( DRW::BAD_CODE_PARSED); return setError( DRW::BAD_CODE_PARSED);
} }
break;
} }
return setError(DRW::BAD_READ_ENTITIES); return setError(DRW::BAD_READ_ENTITIES);
@ -2686,9 +2685,8 @@ bool dxfRW::processPolyline() {
if (nextentity != "VERTEX") { if (nextentity != "VERTEX") {
iface->addPolyline(pl); iface->addPolyline(pl);
return true; //found new entity or ENDSEC, terminate return true; //found new entity or ENDSEC, terminate
} else {
processVertex(&pl);
} }
processVertex(&pl);
} }
if (!pl.parseCode(code, reader)) { //parseCode just initialize the members of pl if (!pl.parseCode(code, reader)) { //parseCode just initialize the members of pl
@ -2711,7 +2709,8 @@ bool dxfRW::processVertex(DRW_Polyline *pl) {
DRW_DBG(nextentity); DRW_DBG("\n"); DRW_DBG(nextentity); DRW_DBG("\n");
if (nextentity == "SEQEND") { if (nextentity == "SEQEND") {
return true; //found SEQEND no more vertex, terminate return true; //found SEQEND no more vertex, terminate
} else if (nextentity == "VERTEX"){ }
if (nextentity == "VERTEX"){
v.reset(new DRW_Vertex()); //another vertex v.reset(new DRW_Vertex()); //another vertex
} }
} }